Abstract.-Physico-chemical and electrical investigations were carried out in 4H-Sic p-type layers created by Aluminum ion implantation at room temperature and high temperature post-implantation annealing. Crystal recovery and dopant preservation after annealing are proved by RBS/C and respectively SIMS measurements. Dopant activation is evaluated by sheet resistance measurements. These results were applied for high voltage bipolar diodes with JTE protection realization.
I. INTRODUCTION
Silicon carbide (Sic) is regarded with many attention for high-power, high-temperature and high-speed electronic applications.
P' -N junctions used in bipolar power device structures must be realized by ion implantation, which is the only available method to locally dope S i c due to very low diffusion coefficients of dopants. This technique is also needed for ohmic contact formation, a high doping concentration being necessary for reducing contact resistance. Aluminum (Al) and Boron (B) are the principal p-type dopants used, both residing in silicon sites for an acceptor behavior. A1 dopant is preferred due to its energy level in the Sic band gap nearer to the valence band, around 0.2 eV for A1 and 0.3 eV for B. Nevertheless the high ionization energy of dopants imposes to raise the implanted dose, and therefore amorphous layers are formed in the case of ion implantations realized at room temperature. High temperature ion implantations are realized to avoid amorphous layer generation, typically in the 300-600°C range, this method being noticed by its heavier implementation. To obtain well-activated p-type S i c regions in a well-preserved crystalline state, high temperature post-implantation annealing, generally around 17OO0C, in particular conditions is needed. In this 0-7803-6666-2/01/$10.00 0 2001 IEEE 349 paper we present a study of A1 room temperature (RT) ion implanted and high temperature annealed samples leading to viable physicochemical and electrical properties of the p-type layers formed. These results were applied to realize power bipolar diodes with junction termination extension.
An interdependent work was carried out between device structure design conception, electrical behavior simulation, their fabrication and experimental results.
P-TYPE SIC LAYER CREATION BY ION IMPLANTATION

A. Experimental
Aluminum implantations were performed at room temperature in n-type 4H-Sic epitaxial layers purchased from Cree Research (epitaxial doping 1~1 0 '~c m -~) with energies ranging from 25 up to 300 keV (Table 1) . A total dose of 1.75~1O'~cm-* was implanted in disoriented samples to avoid channeling effects along crystal axes. Samples were cut out in 5x5 mm' surface. 
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All these samples were annealed in a S i c dedicated J.I.P.ELECTM rf-induction heating furnace [l] at the center of the susceptor as shown in Fig. 1 . An inert argon atmosphere with a silicon carbide partial pressure was used. Before to reach a constant temperature plateau in the 1700-1800°C interval during 30 mn, a preliminary heating rate of 40"C/s was utilized. The decreasing of the temperature at the end of the annealing is governed by thermal inertia.
S i c annealing in a rf-induction furnace presents important advantages such as very high heating rate. This allows the recrystallization of amorphized layers. Especially 4H and 6H-Sic samples need a very high heating ramp to preserve the polytype from cubic inclusions, which may be generated during the solid phase epitaxy at too low temperature furnace.
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7- No dopant loosing occurs after high temperature annealing by S i c etching or AI exodiffusion and no layer deposited on implanted surface have been detected in the species density and thickness ranges available by SIMS.
2) RBS/C measurements
RBS/C spectra were carried out on 4H-Sic samples before and after annealing to evaluate residual damage and S i c recrystallization. They have been compared (Fig. 3) to an intentionally disoriented analyzed sample (amorphous) and a not implanted one (virgin).
The as-implanted sample spectra reaches the amorphous one up to the surface, this confirms the presence of an amorphous layer, the implant dose being superior to the threshold of an amorphous layer formation [2] . For the. as implanted sample a 0.31 pm amorphous layer is found, the energy conversion to depth in RBS/C spectra was made using equation 1 , a constant S i c density value (3.21 g/cm-3) was considered.
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ER ( After high temperature annealing of AI implanted samples, the RBS/C spectrum shows a strongly reduced crystalline defect density and no amorphization zone. The backscattering yield after 1700°C during 30 mn annealing is 6.3% for the RT AI implanted sample which is 4,6% more compared with the virgin, non-implanted sample. Nevertheless that represents a good sample crystallinity after annealing for an amorphized room temperature implanted sample.
3) Electrical activation
Sheet resistance measured on A1 implanted and high temperature annealed samples by a RT four point probe technique indicate an appreciable electrical dopant activation for room temperature implanted samples.
For 1750°C during 30 mn annealed samples a 10 kQ/o sheet resistance is found, which corresponds to a 70 % electrical dopant activation. An ionization energy of 0.18 eV for AI dopant in 4H-Sic and a mobility of 30 cm2V for hole carriers have been assumed for calculation.
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BIPOLAR DIODES WITH JUNCTION TERMINATION EXTENSION DESIGN AND REALIZATION
) Device structure design
Commercial MEDICITM software from Avant! Corporation was used to simulate bipolar diodes with junction termination extension (JTE). On the basis of the 4H-Sic wafer characteristics to be used for device fabrication, (1.375" CREE wafer diameter with a 40 pm thick n-type epitaxial layer doped at 1.1 x 10'5cm-3 and grown on a n-type substrate), geometrical parameters and p-type doping concentrations of the JTE were optimized in order to obtain maximal breakdown voltage.
For the p+-emitter and JTE protection doping (Fig.4) , which are carried out by AI' implantation during device fabrication, 12SiC simulation doping profiles were directly introduced into MEDIC1 program. Doping profile shape, and especially the channeling part, plays a significant role in the reverse bias behavior, An equilibrate electric field repartition have been tried to found between p+ emitter extremity and the JTE protection one, at the breakdown occurrence. Thus a dose of 1~1 0 '~ cm-' was chosen for the JTE doping in 4H-Sic bipolar diodes realized.
JTE bipolar diodes with different areas (Fig.6) were realized on 4H-Sic wafer. The same ion implantation parameters (Table 1) were utilized for the p+ emitter. A 1700°C during 30 mn postimplantation annealing was carried out. 
5) Experimental results
Current density vs. Voltage (J-V) measurements
were realized at room temperature. In Fig.7 the results obtained on a single 5x5 mm2 field are presented. A good homogeneity was observed in the electrical characteristics over the whole processed wafer (80 % of 250 pm-diameter diodes presented J(V) curves as shown on Fig.7) . That denotes the good contribution of ion implantation and post-implantation annealing preliminary study. However the yield remains depending on the device size (65 % of the 1 mmdiameter diodes exhibited excess-current below the conduction threshold voltage and under reverse bias), as a consequence of the crystal quality. 60 A cm-2 current density is found at a forward bias of 5 V and less than A cm'2 under 110 V reverse bias.
These diodes have shown maximum blocking voltage capabilities, higher than l.1kV in air ambient and 2.3 kV in an SFs rich ambient [7] . S i c passivation remains an important problem to be solved to benefit from the remarkable silicon carbide potentialities for high-power device applications.
IV. CONCLUSION
The bipolar diodes realized in JTE geometry have a good behavior in forward and in reverse bias. P-type layers locally realized by ion implantation and post-implantation annealing is an essential and necessary stage in silicon carbide high-power device realization.
